An effective resistive-switching effect has been observed in silicon nitride (Si 3 N 4 ) dielectrics in Ag/Si 3 N 4 /Al memory cells. The ratio of the low resistance to high resistance state was larger than 10 7 at ±1.2 V for a 10 nm thick Si 3 N 4 layer. This switching behavior is attributed to a change in the conductivity of the Si 3 N 4 dielectrics, depending on whether nitride-related traps are filled with electrons under positive biases or unfilled under negative biases. This assertion is experimentally confirmed from the relationship between the amount of charges trapped in the Si 3 N 4 layer and the corresponding changes in its resistance with respect to bias voltages. In addition, the formation or dissolution of the conductive path is confirmed by conductive atomic force microscopy current images.
Introduction
Recently, a resistive random access memory (ReRAM) with a simple metal-insulator-metal (MIM) structure was widely investigated as a potential next-generation nonvolatile memory device due to a number of advantages which include high-speed operation, high-density integration, low power consumption and multi-bit capability [1] [2] [3] [4] [5] . Various materials showing resistive-switching phenomena, including ferromagnetic materials such as Pr 1-x Ca x MnO 3 , doped perovskite oxides such as SrZrO 3 , organic materials, and doped and undoped transition metal oxides such as Nb 2 O 5 , TiO 2 , NiO, ZnO, etc, have been studied for ReRAM applications [6] [7] [8] [9] [10] [11] [12] .
Traditionally, binary transition metal oxides have shown advantages over other materials in their excellent process compatibility when subject to standard complementary metal-oxidesemiconductor (CMOS) technology [1, 2] . However, several problems such as large reset currents of more than 1 mA, long reset time of more than 1 μs and large variations in resistance between the low resistance state (LRS) and the high resistance state (HRS) [13] still remain unresolved for their practical use in the industry.
Schindler et al reported resistive switching behavior of SiO 2 films, which features a full compatibility with backend-of-line processing for CMOS-integrated circuits and low current resistive switching (<1 nA), as a solution to these problems [14] , in which the write current was reduced to 10 pA with an electrode of 86 nm diameter by increasing the sweeping time and range. However, Li et al argued that the currents reported in [14] are noisy and it is difficult to design peripheral circuits at a chip level, due to a small current-sensing margin between the HRS with a picoampere-level current and the LRS with a nanoampere-level current [15] .
On the other hand, since silicon nitride (Si 3 N 4 ) films have a large number of nitride-related traps, it seems to be more suitable for a resistive switching material than SiO 2 films, with the help of current conduction mechanisms by the Poole-Frenkel emission [4, 16] . Lin et al reported that current conduction can be achieved by a hopping process of the electrons trapped in oxygen vacancies or defects [4] . They ascribed the memory effect in the SrZrO 3 film to the formation of current paths and the action of trapping electrons. The Si 3 N 4 films are also known to have many electron traps, nitride-related. Hence, it is expected that Si 3 N 4 would display resistive switching via trapping electrons. However, despite such expectations, the resistive-switching phenomenon of the Si 3 N 4 film has not been reported so far.
In this study, we demonstrate a reversible bipolar resistive switching behavior in Si 3 N 4 films, with several advantages in terms of its thermodynamic stability, a high breakdown field and a full compatibility with the standard CMOS process [17] [18] [19] . We also discuss a possible mechanism for resistive switching in this proposed structure.
Experiments
Four samples with various Si 3 N 4 film thicknesses ranging from 5 to 20 nm were prepared to identify the changes in the resistive switching characteristics in relation to the number of nitride-related traps. In order to electrically isolate the bottom electrode from the substrate, a 15 nm thick silicon dioxide (SiO 2 ) layer was thermally grown on (1 0 0)-oriented p-type silicon (Si) substrates by dry oxidation at 900
• C. Next, a 300 nm thick silver (Ag) bottom electrode was deposited on the SiO 2 /Si substrates by the use of an electron-beam evaporator. The Si 3 N 4 films were deposited by the method of plasma enhanced chemical vapor deposition. Then, we cleaned the samples with a standard sulfuric acid. After being dried in a nitrogen (N 2 ) ambient atmosphere, to achieve the MIM structure, we deposited a 300 nm thick aluminum (Al) top electrode on each sample using an electron-beam evaporation system. A schematic of the fabricated ReRAM devices with Ag/Si 3 N 4 /Al structure is illustrated in figure 1 . We measured the electrical properties of the Ag/Si 3 N 4 /Al memory cell using a semiconductor parameter analyzer (Keithley 4200-SCS) and a high-frequency capacitance-voltage (C-V) meter (Agilent 4280A). On the other hand, a conductive atomic force microscopy (CAFM) analysis has been used to confirm the formation or dissolution of conductive path. All measurements were performed at room temperature. Bistable resistive switching characteristics from the HRS to the LRS or vice versa are observed in figure 2 . The resistance ratio of the two current states is greater than 10 7 at a read voltage of ±0.2 V and low SET/RESET voltages near ±1.2 V. Conclusively, all switching actions including SET, RESET and read operations can be controlled by adjusting two-terminal bias voltages. In addition, compared to nanoampere-level currents in the LRS for SiO 2 films, reported by Schindler et al [14] , milliampere-level currents are observed for the Si 3 N 4 film, and accordingly, a resistance ratio of the LRS to the HRS is also increased by a factor of 10 4 . In order to optimize the switching efficiency, we measured I-V curves' characteristics for Si 3 N 4 dielectric films with different thicknesses from 5 to 20 nm, as shown in figure 3(a) . Here, an electrical voltage of +7 V is applied to the sample with a current compliance of 10 mA for the forming process, after which bipolar resistive-switching behaviors are observed by sweeping the voltages in a sequence of 0 V → −4 V → 0 V → +4 V → 0 V. In this experiment, it is found that the resistance ratio of the LRS to the HRS decreases as the Si 3 N 4 film thickness increases. Especially, for the 15 nm and 20 nm film thicknesses, it is difficult to sense the current-level difference between the LRS and HRS because a conducting path cannot be perfectly formed in these samples due to a long distance between the bottom and top electrodes, which leads to many unfilled traps in the Si 3 N 4 film. Thus, the resistance switching efficiency becomes lower than that of the shortdistance sample. In contrast, for a 5 nm thick Si 3 N 4 film, it appears difficult to control its resistive states because the SET/RESET voltages of ±0.2 V are too small to determine the read voltage. investigated the correlation between the amount of charges injected in the Si 3 N 4 film and the corresponding changes in its resistance with bias voltages, as shown in figure 4(a) . For this study, we investigated the C-V and I-V curves for the Ag/Si 3 N 4 /Al memory cell of a 10 nm thick Si 3 N 4 layer under the same measurement condition. The Ag-bottom electrode was grounded and C-V and I-V curves were measured on an Al-top electrode of 200 μm diameter with bias sweeping from 0 to ±2.5 V and from 0 to ±3 V at room temperature, respectively. In this figure, we observe that the device switches abruptly from the HRS to the LRS at a critical voltage of ±1 V or higher, while the amount of charges in the Si 3 N 4 film increases rapidly at a bias voltage up to ±1 V and then slowly saturates at higher voltages. This occurrence can be explained by the fact that the resistance state of the device is changed abruptly once a conducting path is formed at a critical voltage while the charges are still injected slowly into the Si 3 N 4 film even after reaching a critical voltage. Figure 4 (b) is a conceptual drawing for the resistive switching behavior in this device, in which a conducting path via electrons is either formed or ruptured in nitride-related traps across the top and bottom electrodes depending on the bias voltage condition [20] . First, under positive biases (ONprocess), a conducting path is formed by electrons, and then the Poole-Frenkel current flows by trap-to-trap hopping, as depicted in figure 4(b) . Furthermore, once the device turns to the LRS, its state is maintained until V RESET . On the other hand, the conducting path formed via electrons is ruptured by negative biases (OFF-process); after that, the device turns to the HRS. In order to directly confirm the change of the conduction path, we also measured the CAFM current images between the Ag and Si 3 N 4 layers where a 500 × 500 nm 2 area was scanned with V read = 1 V. The Ag-bottom electrode was grounded and CAFM measurement was conducted on Si 3 N 4 film at room temperature using a diamond-shape cantilever. First, we measured CAFM current images right after the forming process with bias sweeping from 0 to +7 V, as shown in figure 4(c) . In this figure, we found that conducting paths are locally formed and the average value of the current is measured to be ∼10 nA. The formation of the local conduction path may be due to non-uniform distributions of the nitride-related traps, through which a trap-to-trap hoping process can occur. After a reset operation with bias sweeping from 0 to −1.5 V, we measured the CAFM current image. Figure 4(d) shows that current values in the whole measurement region are ∼20 pA at which the conducting path is ruptured. On the other hand, after the set operation with bias sweeping from 0 to 1.5 V, we can clearly observe the formation of local conducting paths of ∼10 nA, as shown in figure 4(e) .
Results and discussion
Consequently, the resistive switching mechanism for the ON-process is thought to be related to the formation of conducting paths via electrons through the charge trapping process [19, 21] as well as by the formation of Poole-Frenkel currents through the trap-to-trap hopping phenomenon [4, 15] . On the other hand, the mechanism for the OFF-process is believed to result from the rupture of the conducting path formed via electrons through the charge de-trapping process [21, 22] .
Conclusion
In summary, resistive switching characteristics in the Ag/Si 3 N 4 /Al memory cell have been investigated. In the results of the I-V experiments, we clearly observed a bipolar resistive switching behavior at a low voltage of ±1.2 V and a large resistance ratio of 10 7 . The best resistive switching characteristics were observed from a 10 nm thick Si 3 N 4 films. The injected charges versus resistance changes with bias voltages indicate that resistive switching in this proposed memory cell is closely related to the formation of a conducting path via electrons as well through Poole-Frenkel currents by means of a trap-to-trap hopping phenomenon. We also clearly showed the formation or dissolution of the conduction path by directly measuring the CAFM current images from the Ag/Si 3 N 4 /Al memory cell in the ON/OFF states.
